

WHAT IS CLAIMED IS:

- 1.. A trench capacitor comprising:
  - a semiconductor substrate;
  - a trench, formed in the semiconductor substrate,
    - 5 having upper and lower portions;
    - a first doped polysilicon layer filled in the lower portion through a first dielectric film and doped with a first impurity having a first conductivity type;
    - 10 at least a second doped polysilicon layer filled in the upper portion through a second dielectric film and doped with a second impurity different from the first impurity, the second impurity having the first conductivity type; and
    - 15 a buried strap layer provided on the second doped polysilicon layer and composed of the first doped polysilicon layer.
2. The trench capacitor according to claim 1, further comprising a third doped polysilicon layer filled in the upper portion through the second dielectric film and doped with the first impurity, the third doped polysilicon layer being provided between the first doped polysilicon and the second doped polysilicon layer.
3. The trench capacitor according to claim 1, 25 wherein the first impurity is arsenic and the second impurity is phosphorus.
4. The trench capacitor according to claim 1,

wherein the impurity concentration of the second doped polysilicon layer is varied.

5. The trench capacitor according to claim 1,  
wherein an amount of the second doped polysilicon is  
varied.

6. The trench capacitor according to claim 1,  
wherein a film thickness of an upper portion of the  
second dielectric film is thinner than that of a lower  
portion thereof.

10 7. The trench capacitor according to claim 6,  
wherein the second doped polysilicon layer is formed at  
the upper portion of the second dielectric film.

15 8. The trench capacitor according to claim 6,  
wherein a part of the buried strap layer is positioned  
at the upper portion of the second dielectric film.

9. A method for manufacturing a trench capacitor  
comprising:

forming a trench in a semiconductor substrate;

20 forming a first dielectric film on an inner  
surface of the trench;

filling a first doped amorphous silicon layer,  
doped with a first impurity, in the trench and having  
a first conductivity type;

25 removing the first doped amorphous silicon layer  
and the first dielectric film to a first depth to  
expose an inner wall of an upper portion of the trench;

forming a second dielectric film on the exposed

inner wall of the trench;

selectively removing the second dielectric film from the bottom of the trench to expose a surface of the first doped amorphous silicon layer;

5 filling at least a second doped amorphous silicon layer, doped with a second impurity, in the trench, the second impurity being different from the first impurity and having the first conductivity type;

10 etching back the second doped amorphous silicon layer to a second depth to remove an exposed second dielectric film; and

forming a buried strap layer on the second doped amorphous silicon layer, the buried strap layer being formed of the first doped amorphous silicon layer.

15 10. The method according to claim 9, wherein, a third doped amorphous silicon layer doped with the first impurity is filled in the trench before filling the second doped amorphous silicon layer.

20 11. The method according to claim 9, wherein the first impurity is arsenic and the second impurity is phosphorus.

12. The method according to claim 9, wherein the impurity concentration of the second doped amorphous silicon layer is varied.

25 13. The method according to claim 9, wherein the amount of the second doped polysilicon layer is varied.

14. The method according to claim 9, wherein after

the second dielectric film is selectively removed from the bottom of the trench to expose the surface of the first doped amorphous silicon layer, the upper portion of the second dielectric film remaining on the inner wall of the upper portion of the trench is pre-treated to allow the second dielectric film to be thrusted back.

15. The method according to claim 14, wherein the second doped amorphous silicon layer is deposited on a reduced thickness portion of the second dielectric film.

10. The method according to claim 14, wherein a part of the buried strap layer is positioned at the reduced thickness portion of the second dielectric film.

15